22. In the frequency counter, when is the new count stored in the display register?
23. What are two ways to remember the current state of a counter in VHDL?
24. In the digital clock project, what type of counter is used to count to 59 seconds?
25. In the keypad application, when all columns are HIGH, the ring counter is enabled and counting, and dav is LOW, what is the status of the d outputs?
26. In the frequency counter, what is the function of the Schmitt trigger circuit?
27. List three basic blocks in the digital clock project.
28. When designing an HDL digital system, which is the worst mistake one can make?
Page 4 of 9